Tryag File Manager
Home
-
Turbo Force
Current Path :
/
lib
/
modules
/
2.6.18-434.el5PAE
/
kernel
/
drivers
/
mtd
/
nand
/
Upload File :
New :
File
Dir
//lib/modules/2.6.18-434.el5PAE/kernel/drivers/mtd/nand/nandsim.ko
ELF Tq 4 ( SË@<C8[= WVSË t h XWWƉf[^_ Ã= t h Z Ã` w) w tyHuiK0 tjPuXA= tWwptNqu<,= t;= t2= u " hA 1Y%: [ G w0 7 # w = w>l w K p | 0urb= 0 tqw= tc= uOF= @ tN= u: > 7 0 )* "\ h 1XUWVSF 1D$ D$ $k $@ N4tkD 0ti kF$%D 9uIF41ۉD$ k D )D0%9tkD$ $@ uC;\$ | G d|$upkD$ D F,tF4HF4fF6V,N6fF4 F$D1҉F(= e }ËF$sSPt$h, 1҃< |$ f~4 t+= tF$6Ph [_1fF4 = t h Y ہ A= t1Ph XZF$ F( F, fF4 fF6 dž dž dž dž dž \t = tJhL X8= t h XF4V$@T0fF4 D$|$C[^_]UW1VS} p @ 0 D$ D$;E\r Ph{ 0 w t: N P ` @ % L$ ET)9r h t$uL)ӋMh}<d$t$u8t$ كt= t0 Mh ULPSh u= tC hX /;EHs= t( hx = t h XZ= D = - EH 1q t h E\+E`9s EDtRh# ^_ Mp+Mt Dž = t MhELQRhe = tMd +MhPh Y[ uXMh}L lj}8tft= % @ t; @ Hu-h hd h h XA Ku t h G }T + + $ 9tMWPhR y Mh UL $ЋU<$E8 A $9<$|Ń= t= ULMh PV Wh = t h XZ= = EH 11t$ = t h& XDž rE @uhe Z= tEHPh _XEH= tuHh [^EH = th 1Y1[^_]WVSx, tAf@6@(V6F$F,DF(= tPËF$ SPhF 0@|QF$= t h X1҉A V$ p ہ A= t1Ph _XF$ F( F, fF4 fF6 dž dž dž dž dž F(0t ~u= t h YѦ F( ۃ〃@F$ q t. 9t )PhA XZ〃A= t(h = Xt1}Ph [XF$ F( F, fF4 fF6 dž dž dž dž dž q F$fF6V,@fF6dž dž F(= t ËF$SPh F$%= t3w= t= u.= 0 tt= @ u kFT+ + Fx ch< @0tDF(dž % t0tuFpNjFtdž !hx Ydž dž [^_UWVS$ uh u th Y C$puPh XZy %1= u!$ P$>F9|H 1; hq X A= t1 Ph ]XC$ C( C, fC4 fC6 ǃ ǃ ǃ ǃ ǃ s<t ; urC tWC$%= uH ǃ @;C\s = t h ^_Y[ ^_]C(u Z[^_]X[^_]VS ٺ u= t,h 1 = th [[^WVSÃ ȃ uhL "D$ t g h % D |$u+= t h X ہ @T F$%= 0 t= @ t F t= uV(%= PD$Ph ہ A= t1jPh Y_F$ F( F, fF4 fF6 dž dž dž dž dž |$`/ w+|$" w |$wL |$0 |$P/|$ w|$p |$|$ |$ D$Phr x D$xPh XZD$F|v F(%= = t h _ k V$ p t\ F(dž % t0tu FpFt dž F(0u PD$Ph5 ; uh [ ~pNt\$)9s ) @ = t PD$ Ph ; R = t h? Y[^_F% 1ËF$SPD$ Phs ہ A= t1Ph XZF$ F( F, fF4 fF6 dž dž dž dž dž k ; uQh _XN~uT$F< 6fD$V<fJ Hl= R1^[^_VS u j h) u tj hg 1ZYk C$pu _j Ph 1 G %= 0 u)= t Ph ^X 9u j h3 = t = uJ"{u C<4A@S<4BA0= tRQhw t @ b ; u~= t h YC tTC$%= uE ǃ @;C\s = t h XZ C(u[^WVS ʋ C$uPh% XZ 9; h X A= t1Ph _XC$ C( C, fC4 fC6 ǃ ǃ ǃ ǃ ǃ ={<уt ; u= t Ph [^[^_Ð q ) . z 9 r E r ] e j z z 1 A U q . > E L S Z a h o v { z % Q z z z 0 5 z z z ; z + 9 F T \ j o z w l z 2 7 z @ W \ z z t ~ ; @ z z z l + l 6 > C z [ ` z k y ~ z z z z ) 1 6 z ~ z z W \ z s } z z > W \ z z ; T Y z r w z r z z z x % - 2 z < I N z z z | z z z z L f k z z z % z [ ` z { z z L { z z z N X ] z v z z 8 = z [ ` z y z # ( z { | ! & q UWVSt tPh XZ X ǣ uh XZ 1 JH B([ Ba B,[ B B B B ǂ = u = t Ex Ex E( M @ $ E E E E = u E JHǁ t hW X< 2 {@ th ] GHGD CAC@qsHQSLI ST11҉KDC\CLC@CPuCdGLC ChCLuClKLKD C`KXu C M u{C " u8C b / u{@ C v2@Vh e {@w Cp Cp Cp Ct Cp Ct 1 ; u uK uڃ{u h _C@PhB sHhV sLhk CD Ph s\h s`h sh sdh shh slh CP Ph sph3 sthK s he CPljC8usPhs Y^ SPtftCT ljC<t>STtftC@ C C u+2sTh XC8Zh4 ] [^_] z + 5 w > E O z d # , D m P u [ ` z y z z z n n n z z z # z / 4 z ? D z L Q z Y ^ z f k z v { z z z z z z z D S X y h m z | { z } q do_state_action <7>[nandsim] debug: read_word <7>[nandsim] debug: device_ready <3>[nandsim] errorr: get_state_by_command: unknown command, BUG STATE_READY STATE_UNKNOWN STATE_CMD_READ0 STATE_CMD_READ1 STATE_CMD_PAGEPROG STATE_CMD_READOOB STATE_CMD_READSTART STATE_CMD_ERASE1 STATE_CMD_STATUS STATE_CMD_STATUS_M STATE_CMD_SEQIN STATE_CMD_READID STATE_CMD_ERASE2 STATE_CMD_RESET STATE_ADDR_PAGE STATE_ADDR_SEC STATE_ADDR_ZERO STATE_DATAIN STATE_DATAOUT STATE_DATAOUT_ID STATE_DATAOUT_STATUS STATE_DATAOUT_STATUS_M <3>[nandsim] errorr: get_state_name: unknown state, BUG <7>[nandsim] debug: find_operation: operation found, index: %d, state: %s, nxstate %s <7>[nandsim] debug: find_operation: no operation found, try again with state %s <7>[nandsim] debug: find_operation: no operations found <7>[nandsim] debug: switch_to_ready_state: switch to %s state <7>[nandsim] debug: find_operation: BUG, operation must be known if address is input <7>[nandsim] debug: find_operation: there is still ambiguity <3>[nandsim] errorr: wrong bus width (%d), use only 8 or 16 <3>[nandsim] errorr: unable to allocate core structures. <3>[nandsim] errorr: can't register NAND Simulator <3>[nandsim] errorr: init_nandsim: nandsim is already initialized <3>[nandsim] errorr: init_nandsim: unknown page size %u <4>[nandsim] warnig: 16-bit flashes support wasn't tested flash size: %u MiB page size: %u bytes OOB area size: %u bytes sector size: %u KiB pages number: %u pages per sector: %u bus width: %u bits in sector size: %u bits in page size: %u bits in OOB size: %u flash size with OOB: %u KiB page address bytes: %u sector address bytes: %u options: %#x <3>[nandsim] errorr: init_nandsim: unable to allocate %u bytes for flash image <3>[nandsim] errorr: init_nandsim: unable to allocate %u bytes for the internal buffer NAND simulator partition <3>[nandsim] errorr: scan_bbt: can't initialize the nandsim structure <4>[nandsim] warnig: do_state_action: wrong page number (%#x) <3>[nandsim] errorr: do_state_action: column number is too large <7>[nandsim] debug: do_state_action: (ACTION_CPY:) copy %d bytes to int buf, raw offset %d <7>[nandsim] log: read page %d <7>[nandsim] log: read page %d (second half) <7>[nandsim] log: read OOB of page %d <3>[nandsim] errorr: do_state_action: device is write-protected, ignore sector erase <3>[nandsim] errorr: do_state_action: wrong sector address (%#x) <7>[nandsim] debug: do_state_action: erase sector at address %#x, off = %d <7>[nandsim] log: erase sector %d drivers/mtd/nand/nandsim.c WARNING: at %s:%d %s() <4>[nandsim] warnig: do_state_action: device is write-protected, programm <3>[nandsim] errorr: do_state_action: too few bytes were input (%d instead of %d) <7>[nandsim] debug: do_state_action: copy %d bytes from int buf to (%#x, %#x), raw off = %d <7>[nandsim] log: programm page %d <7>[nandsim] debug: do_state_action: set internal offset to 0 <3>[nandsim] errorr: do_state_action: BUG! can't skip half of page for non-512byte page size 8x chips <7>[nandsim] debug: do_state_action: set internal offset to %d <7>[nandsim] debug: do_state_action: BUG! unknown action <7>[nandsim] debug: switch_state: operation is known, switch to the next state, state: %s, nxstate: %s <7>[nandsim] debug: switch_state: operation is unknown, try to find it <7>[nandsim] debug: switch_state: double the column number for 16x device <4>[nandsim] warnig: switch_state: not all bytes were processed, %d left <7>[nandsim] debug: switch_state: operation complete, switch to STATE_READY state <7>[nandsim] debug: switch_state: the next state is data I/O, switch, state: %s, nxstate: %s <3>[nandsim] errorr: switch_state: BUG! unknown data state <3>[nandsim] errorr: switch_state: BUG! unknown address state <3>[nandsim] errorr: read_buf: chip is disabled <3>[nandsim] errorr: read_buf: ALE or CLE pin is high <4>[nandsim] warnig: read_buf: unexpected data output cycle, current state is %s <3>[nandsim] errorr: read_buf: too many bytes to read <7>[nandsim] debug: read_buf: switch to the next page (%#x) <7>[nandsim] debug: verify_buf: the buffer is OK <7>[nandsim] debug: verify_buf: the buffer is wrong <3>[nandsim] errorr: write_byte: chip is disabled, ignore write <3>[nandsim] errorr: write_byte: ALE and CLE pins are high simultaneously, ignore write <7>[nandsim] log: reset chip <4>[nandsim] warnig: write_byte: command (%#x) wasn't expected, expected state is %s, ignore previous states <3>[nandsim] errorr: write_byte: unknown command %#x <7>[nandsim] debug: command byte corresponding to %s state accepted <7>[nandsim] debug: write_byte: operation isn't known yet, identify it <3>[nandsim] errorr: write_byte: address (%#x) isn't expected, expected state is %s, switch to STATE_READY <3>[nandsim] errorr: write_byte: no more address bytes expected <7>[nandsim] debug: write_byte: address byte %#x was accepted (%d bytes input, %d expected) <7>[nandsim] debug: address (%#x, %#x) is accepted <3>[nandsim] errorr: write_byte: data input (%#x) isn't expected, state is %s, switch to %s <4>[nandsim] warnig: write_byte: %u input bytes has already been accepted, ignore write <3>[nandsim] errorr: read_byte: chip is disabled, return %#x <3>[nandsim] errorr: read_byte: ALE or CLE pin is high, return %#x <4>[nandsim] warnig: read_byte: unexpected data output cycle, state is %s return %#x <7>[nandsim] debug: read_byte: return %#x status <4>[nandsim] warnig: read_byte: no more data to output, return %#x <7>[nandsim] debug: read_byte: read ID byte %d, total = %d <7>[nandsim] debug: read_byte: all bytes were read <7>[nandsim] debug: read_byte: switch to the next page (%#x) <3>[nandsim] errorr: write_buf: data input isn't expected, state is %s, switch to STATE_READY <3>[nandsim] errorr: write_buf: too many input bytes <7>[nandsim] debug: write_buf: %d bytes were written description=The NAND flash simulator author=Artem B. Bityuckiy license=GPL parm=dbg:Output debug information if not zero parm=log:Perform logging if not zero parm=do_delays:Simulate NAND delays using busy-waits if not zero parm=bus_width:Chip's bus width (8- or 16-bit) parm=input_cycle:Word input (to flash) time (nanodeconds) parm=output_cycle:Word output (from flash) time (nanodeconds) parm=erase_delay:Sector erase delay (milliseconds) parm=programm_delay:Page programm delay (microseconds parm=access_delay:Initial page access delay (microiseconds) parm=fourth_id_byte:The fourth byte returned by NAND Flash 'read ID' command parm=third_id_byte:The third byte returned by NAND Flash 'read ID' command parm=second_id_byte:The second byte returned by NAND Flash 'read ID' command (chip ID) parm=first_id_byte:The fist byte returned by NAND Flash 'read ID' command (manufaturer ID) parmtype=dbg:uint parmtype=log:uint parmtype=do_delays:uint parmtype=bus_width:uint parmtype=input_cycle:uint parmtype=output_cycle:uint parmtype=erase_delay:uint parmtype=programm_delay:uint parmtype=access_delay:uint parmtype=fourth_id_byte:uint parmtype=third_id_byte:uint parmtype=second_id_byte:uint parmtype=first_id_byte:uint retpoline=Y srcversion=ACAE58394DF5F1FCADD02E5 depends=mtdpart,nand,nand_ids vermagic=2.6.18-434.el5PAE SMP mod_unload 686 REGPARM 4KSTACKS gcc-4.1 $ p v p v $ ( 0 p 4 v 8 < D p H v L P X p \ v ` d l p p v t x p v p v p v p v p v p v p v )Gstruct_module o!rparam_get_uint Ǻparam_set_uint RQmemcmp __const_udelay `-kdump_stack k}__udelay Eadd_mtd_partitions ޗ[nand_default_bbt [__kmalloc hvmalloc rknand_flash_ids ynand_scan kmem_cache_alloc malloc_sizes ޗ__x86_indirect_thunk_edx t@}printk "6 nand_release /vfree zkfree 2 ( 9 @ @ P ` @ P ` 0 0 @ 0 dbg log do_delays bus_width input_cycle output_cycle erase_delay programm_delay access_delay fourth_id_byte third_id_byte second_id_byte first_id_byte nandsim s o ? [ ,Ulp awAl@˖;fu _JC I) * * 0 G B F [ V u k q z | @ P [ a Z $ & 5 E I S ` l x G % % ? ` . % A 1 @ / D : Y > o 3 @ 6 < M K W [ ; ! - = M N Z j _ ( w < P - G d \ u x " 7 P l 3 O 6 l P f # G * % + D P [ e t nandsim.c free_nandsim ns_cleanup_module nsmtd ns_nand_read_word dbg ns_device_ready get_state_by_command get_state_name find_operation ops ns_init_module bus_width ns_hwcontrol ns_nand_read_byte ns_nand_write_buf ns_nand_read_buf ns_nand_verify_buf third_id_byte fourth_id_byte first_id_byte second_id_byte do_state_action log do_delays access_delay input_cycle erase_delay warned.11662 __func__.11665 programm_delay output_cycle switch_state ns_verify_buf __mod_description1533 __mod_author1532 __mod_license1531 __mod_dbg124 __mod_log123 __mod_do_delays122 __mod_bus_width121 __mod_input_cycle120 __mod_output_cycle119 __mod_erase_delay118 __mod_programm_delay117 __mod_access_delay116 __mod_fourth_id_byte115 __mod_third_id_byte114 __mod_second_id_byte113 __mod_first_id_byte112 __mod_dbgtype110 __param_dbg __param_str_dbg __mod_logtype109 __param_log __param_str_log __mod_do_delaystype108 __param_do_delays __param_str_do_delays __mod_bus_widthtype107 __param_bus_width __param_str_bus_width __mod_input_cycletype106 __param_input_cycle __param_str_input_cycle __mod_output_cycletype105 __param_output_cycle __param_str_output_cycle __mod_erase_delaytype104 __param_erase_delay __param_str_erase_delay __mod_programm_delaytype103 __param_programm_delay __param_str_programm_delay __mod_access_delaytype102 __param_access_delay __param_str_access_delay __mod_fourth_id_bytetype101 __param_fourth_id_byte __param_str_fourth_id_byte __mod_third_id_bytetype100 __param_third_id_byte __param_str_third_id_byte __mod_second_id_bytetype99 __param_second_id_byte __param_str_second_id_byte __mod_first_id_bytetype98 __param_first_id_byte __param_str_first_id_byte nandsim.mod.c __mod_retpoline50 __mod_srcversion47 __module_depends ____versions __mod_vermagic5 __udelay __this_module nand_flash_ids cleanup_module param_set_uint kfree __x86_indirect_thunk_edx init_module dump_stack nand_scan param_get_uint kmem_cache_alloc memcmp nand_default_bbt printk vfree nand_release add_mtd_partitions __const_udelay malloc_sizes vmalloc __kmalloc nandsim.ko.debug IZ .rodata.str1.1 .data .rodata .symtab .strtab .shstrtab .rel.gnu.linkonce.this_module .module_sig .gnu_debuglink .rel__param .modinfo __versions .bss .rel.text .rel.init.text .rel.exit.text 4 4 h x * 0 < # & 2 & } = g u D q E F K ( < N 8 ` ` V ` A d` l & h b |p . p